
121
ATmega8515(L)
2512K–AVR–01/10
Note:
1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the
WGM12:0 definitions. However, the functionality and
location of these bits are compatible with previous versions of the timer.
Table 53. Waveform Generation Mode Bit Descriptio
n Mode
WGM13
WGM12
(CTC1)
WGM11
(PWM11)
WGM10
(PWM10)
Timer/Counter Mode of Operation
TOP
Update of
OCR1
x at
TOV1 Flag
Set on
0
Normal
0xFFFF
Immediate
MAX
1
0
1
PWM, Phase Correct, 8-bit
0x00FF
TOP
BOTTOM
2
0
1
0
PWM, Phase Correct, 9-bit
0x01FF
TOP
BOTTOM
3
0
1
PWM, Phase Correct, 10-bit
0x03FF
TOP
BOTTOM
4
0
1
0
CTC
OCR1A
Immediate
MAX
5
0
1
0
1
Fast PWM, 8-bit
0x00FF
BOTTOM
TOP
60
1
0
Fast PWM, 9-bit
0x01FF
BOTTOM
TOP
7
0
1
Fast PWM, 10-bit
0x03FF
BOTTOM
TOP
8
1
0
PWM, Phase and Frequency Correct
ICR1
BOTTOM
9
1
0
1
PWM, Phase and Frequency Correct
OCR1A
BOTTOM
10
1
0
1
0
PWM, Phase Correct
ICR1
TOP
BOTTOM
11
1
0
1
PWM, Phase Correct
OCR1A
TOP
BOTTOM
12
1
0
CTC
ICR1
Immediate
MAX
13
1
0
1
Reserved
–
14
1
0
Fast PWM
ICR1
BOTTOM
TOP
15
1
Fast PWM
OCR1A
BOTTOM
TOP